An Area-Efficient 8-Bit Single-Ended ADC With Extended Input Voltage Range
نویسندگان
چکیده
منابع مشابه
8-bit MCU with single voltage Flash memory, ADC, timers
■ Memories – 2 Kbytes single voltage extended Flash (XFlash) Program memory with Read-Out Protection In-Circuit Programming and In-Application programming (ICP and IAP) Endurance: 1K write/erase cycles guaranteed Data retention: 20 years at 55 °C – 128 bytes RAM ■ Clock, Reset and Supply Management – Low voltage supervisor (LVD) for safe power-on/off – Clock sources: Internal trimmable 8 MHz RC...
متن کاملAn 11-Bit Single-Ended SAR ADC with an Inverter-Based Comparator for Design Automation
This paper proposes a low power single-ended successive approximation register (SAR) analog-to-digital converter (ADC) to replace the only analog active circuit, the comparator, with a digital circuit, which is an inverter-based comparator. The replacement helps possible design automation. The inverter threshold voltage variation impact is minimal because an SAR ADC has only one comparator, and...
متن کاملSt7ultralite - 8-bit Mcu with Single Voltage Flash Memory, Adc, Timers
Rev. 3 ■ Memories – 1K bytes single voltage Flash Program memory with read-out protection, In-Circuit and InApplication Programming (ICP and IAP). 10K write/erase cycles guaranteed, data retention: 20 years at 55°C. – 128 bytes RAM. ■ Clock, Reset and Supply Management – 3-level low voltage supervisor (LVD) and auxiliary voltage detector (AVD) for safe poweron/off procedures – Clock sources: in...
متن کاملArea-efficient Low-Power 8-Bit 20-MS/s SAR ADC in 0.18μm CMOS
This paper presents the design results of the prototype IP block of the successive approximation analog-todigital converter (SAR ADC) for implementation by 0.18 um MMRF CMOS technology of UMC (Taiwan). Primarily the ADC unit was designed according to the technical requirements for the readout electronics of the silicon tracking system of the Compressed Baryonic Matter experiment at accelerator ...
متن کاملAn area-efficient differential input ADC with digital common mode rejection
This paper presents a di erential input ash ADC with digital common mode rejection (DCMR) and dithered, noise shaped requantization used in a high-performance, single-poly CMOS ADC modulator IC. By avoiding the use of metal-metal capacitors, the DCMR ash ADC required 14% less area than a switched-capacitor implementation and avoided circuit implementation problems. Measurements and analysis sho...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2018
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2017.2759777